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Parallel in parallel outAbstract Quantum-dot Cellular Automata (QCA) demands to be a promising alternative of
CMOS in ultra large scale circuit integration. Arithmetic and logic unit designs using QCA are
of high research interest. A layout of four and eight bit universal shift register (USR) has been pro-
posed. Initially QCA layouts of D flip-flop with clear and 4 to 1 multiplexer are designed, which are
extended to design 4 and 8-bit parallel in parallel out (PIPO) shift register. Finally the PIPO is uti-
lized to design 4-bit and 8-bit USR. By the comparative analysis it is observed that the proposed D
Flip-flop achieved 40% clock delay improvement, whereas the modified layout of 4 to 1 multiplexer
achieved 30% cell count reduction and 17% clock delay reduction from the previous works. This
results in 31% reduction in cell count, 45% reduction in area and 55% reduction in clock cycle
delay in 8 bit USR layout.
 2016 Faculty of Engineering, Ain Shams University. Production and hosting by Elsevier B.V. This is an
open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/).1. Introduction
In order to cope up with the Moore’s law [1] the circuit sizes of
present CMOS technology have been scaled down to about20 nm [2] significant power dissipation and other short channel
effects take place. Subsequently, further scaling becomes diffi-
cult as various quantum mechanical effects as well as high
power consumption disrupt the circuit operations. Quantum-
dot Cellular Automata (QCA) is one of the most promising
alternatives of CMOS in designing nano scale computational
units [3–8]. The main advantages of QCA are high speed up
to terahertz frequency [1–3], extremely low power consump-
tion, and high packing density.
QCA is a transistor less technology. It is based on the fun-
damental principle of quantum confinement [3,9–12]. One of
the major challenges is the practical fabrication of QCA cell
in room temperature, as because QCA cells are found to be
operating only in cryogenic temperature. But very recently), http://
Figure 1 Basic circuits using Quantum dot Cellular Automata
(QCA), (a) QCA Cell, (b) QCA wire, (c) three input majority
voter, and (d) QCA inverter.
Figure 2 Different types of crossing in QCA circuits, (a)
coplanar Crossing, and (b) multilayered crossover.
Table 1 Truth table of D flip flop.
Truth table
D Q
0 0
1 1
2 T. Purkayastha et al.Dilabio and coworkers have been able to successfully fabricate
electrostatic QCA cell in room temperature [9]. This break-
through invention acts as a major motivation for room tem-
perature fabrication of QCA. Data transfer and various
computations in QCA, occur due to columbic interaction. So
charge remains confined, which accounts for very low power
dissipation. Further QCA technology is able to achieve operat-
ing speed up to Tera Hertz frequency. The QCA cells have
been able to successfully fabricate in the experimental works
[13–15]. One of the important works in QCA based combina-
tional circuit is that proposed in [16]. Here the authors have
proposed a novel 5 input majority voter circuit in QCA and
designed XOR gate and 2 to 1 and 4 to 1 multiplexers utilizing
the 5 input majority voter. As a result a significant area and
cell count benefit have been achieved. Another interesting
work is by Shamsabadi et al. in [17]. In these papers QCA
based D flip flop is designed exploiting the inherent property
of QCA clocking zones. The D flip flop layout is much more
efficient in terms of cell count and delay.
In this paper layouts of 4 bit and 8 bit universal shift regis-
ter are proposed in QCA technology. The designs and simula-
tions are performed in QCA designer software tool. ThePlease cite this article in press as: Purkayastha T et al., Universal shift register implem
dx.doi.org/10.1016/j.asej.2016.01.011proposed designs are not restricted to any specific QCA tech-
nology i.e. electrostatic or metallic as the layout can be
designed in any of them, but as per the QCA designer specifi-
cation it supports electrostatic QCA technology. We have pro-
posed multiplexer based approach to design the shift register.entation using quantum dot cellular automata, Ain Shams Eng J (2016), http://
Figure 3 D-flip-flop (with clear) circuit, (a) block diagram, and (b) QCA layout.
Figure 4 QCA layout of 4 bit parallel in parallel out.
Figure 5 QCA layout of 8 bit parallel in parallel out.
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4 T. Purkayastha et al.The shift register performs left shift and right shift and the
multiplexer is used to select one operation at a time [18,19].
The simulation results are shown to verify our design.
Following are the contributions of the proposed work:
1. A novel multiplexer based approach for design Universal
Shift Register.
2. The design of 4 to 1 Multiplexer has 66% cell counts benefit
compared to previous design proposed in [20].
3. The proposed design of 8 bit Universal Shift Register has
30% cell count benefit compared to [20].
The paper is presented as follows. Section 1 provides the
introduction of the work. Section 2 deals with the background
of QCA whereas in Section 3 various circuits which are used
for layout design of 4 bit and 8 bit universal shift register are
described. In the fourth section the proposed work is dis-
cussed. In this section proposed layouts of 4 bit universal shift
register and 8 bit universal shift registers are designed and theFigure 6 4 to 1 multiplexer circuit. (a) C
Please cite this article in press as: Purkayastha T et al., Universal shift register implem
dx.doi.org/10.1016/j.asej.2016.01.011simulation results are discussed in Section 5. Section 6 presents
a comparative study of the proposed design with respect to
earlier designs. Finally Section 7 concludes the paper.
2. Background of QCA
2.1. Quantum dot
A dot is a region of space with potential barriers surrounding it
which are sufficiently high or wide so that the charge within is,
quantized to a multiple of the elementary charge. At some
point the barrier has to be transparent enough so that a charge
can tunnel quantum mechanically from one dot to another.
The intrinsic bi-stability of a QCA is a manifestation of the
quantization of charge. It is important to note the relationship
between the single-particle quantized energy levels and the
charging levels for the dots for various implementations of
QCA [8].ircuit diagram, and (b) QCA layout.
entation using quantum dot cellular automata, Ain Shams Eng J (2016), http://
Table 2 Function table of 4 to 1 multiplexer.
Function table
S1 S0 Y
0 0 10
0 1 11
1 0 12
1 1 13
Table 3 Different mode of operations of 4 bit universal shift
register.
S1 S0 Selected operations
0 0 No change
0 1 Shift right
1 0 Shift left
1 1 Parallel load
Figure 7 Circuit diagram of universal shift register of (a) 4 bit, and (b) 8-bit.
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Figure 8 Proposed QCA layout of Four bit universal shift register.
Figure 9 Proposed QCA layout of 8 bit universal shift register.
Figure 10 Design rules for QCA layout.
6 T. Purkayastha et al.
Please cite this article in press as: Purkayastha T et al., Universal shift register implem
dx.doi.org/10.1016/j.asej.2016.01.0112.2. QCA cell
QCA cell is a square-shaped nanostructure device consisting of
four quantum dots, in its vertices with two free electrons,
shown in Fig. 1(a). The electrons are able to move from one
quantum dot to another within the cell via the tunnels but they
are not energized to be out of the cell barrier. The electrons
repel each other as a result of their mutual columbic interac-
tion and they tend to occupy the diagonal sides of the cell.
Therefore two orientations of cell are possible depending on
the arrangement of the electrons [9]. These diagonally aligned
charge-states are used to encode binary logic values ‘0’ and ‘1’
based on their polarization ‘1’ and ‘+1’ respectively as
shown in Fig. 1(a). QCA cells when placed in line forms
QCA wire [9], as shown in Fig. 1(b).
2.3. QCA devices
Computing basic of QCA is majority gate and QCA inverter.
In QCA majority voter the output is decided depending on
the majority of input values, ‘0’ or ‘1’ [12]. A three input
majority gate has four terminals within which three are inputsentation using quantum dot cellular automata, Ain Shams Eng J (2016), http://
Figure 11 Simulated output of D flip flop with Clear.
Universal shift register implementation 7and the left one is output. The ‘device cell’ in the middle deci-
des whether the output should be ‘0’ or ‘1’. Fig. 1(c) shows the
schematic of a majority voter. Assuming three inputs as A, B,
C the functional of three input majority gate is given as
follows:
MðA;B;CÞ ¼ ABþ BCþ CA ð1Þ
From Eq. (1) the AND gate and OR gate logic can be real-
ized by Majority Voter by fixing the polarization on any one
input at ‘1’ and ‘+1’ respectively. QCA inverters can be
designed in two different layouts [9]. If two cells are placed
at the corners the quantum dots of one cell are arranged in
the alternative way with respect to the other cell. The secondPlease cite this article in press as: Purkayastha T et al., Universal shift register implem
dx.doi.org/10.1016/j.asej.2016.01.011type of layout is built by placing QCA cells on the diagonal.
In this case the Coulomb force compels two electrons to be
placed in opposing wells of the cell with respect to the source
as shown in Fig. 1(d).2.4. QCA crossover
Coplanar and multilayered are the two types of crossover [10]
used in QCA layout. In coplanar design shown in Fig. 2(a)
both regular and rotated types of cells are present. If they
are aligned properly then these two kinds of cells do not affect
each other signal. This makes it possible to design a largeentation using quantum dot cellular automata, Ain Shams Eng J (2016), http://
Figure 12 Simulated output of 4 bit parallel in parallel out.
8 T. Purkayastha et al.layout in a single layered. In multilayered design in Fig. 2(b)
different layers are created to place the cells and to avoid the
signal interference in the crossing of wire.
2.5. QCA clocking
In QCA clocking occupies the most important role to fix the
direction of signal propagation as well as to run a circuit.
The clock is a controller of inter dot barriers during the
changes of binary logic states ‘1’ to ‘0’ or ‘0’ to ‘1’.
A clock zone shown can be divided into four clock phases.
Depending on the different phases the barrier among the quan-
tum dots is raised or lowered. In switch phase the inter dot bar-
riers start to be raised to fix the polarization of the cell. In hold
phase, the intra-barrier is at its peak and is too high to change
the position of electrons. Therefore, the orientation of cellPlease cite this article in press as: Purkayastha T et al., Universal shift register implem
dx.doi.org/10.1016/j.asej.2016.01.011holds in this phase. In release phase the barrier again starts
to be reduced and the cell starts moving to a non-polarized
state. Finally in relax phase there is no inter-dot barrier and
the electrons can move freely [9].
3. Implementation of logic circuits
3.1. D flip flop with clear
Flip flop is the memory unit. Because of simplicity of design D
flip flop is used in the proposed design. The truth table of D
flip flop is shown in Table 1. In a D flip-flop while the enable
input, ‘clock’ is 1 then the D flip-flop will work and will pro-
vide the ‘next output (Q)’ according to the input ‘D’. To reset
the D flip flop another enable input ‘clear’ is used. The circuit
diagram shown in Fig. 3(a) depicts the D flip-flop with clearentation using quantum dot cellular automata, Ain Shams Eng J (2016), http://
Figure 13 Simulated output of 8 bit parallel in parallel out.
Universal shift register implementation 9input. The QCA layout uses 44 cells and provides the output
after 0.75 clock cycle delay. Therefore the D flip flop will
reflect the input when both the enables ‘clock’ and ‘clear’ are
1. Fig. 3(b) shows the QCA layout of D flip-flop.
3.2. Parallel in parallel out register
3.2.1. Four bit parallel in parallel out register
The purpose of the parallel in parallel out register is to take
in parallel data, then output it with some delay. 4 bit data is
supplied by D1, D2, D3, D4 in parallel and after one clock
delay the given data is collected as output according to their
order from Q1, Q2, Q3, Q4. The QCA layout is shown in
Fig. 4.Please cite this article in press as: Purkayastha T et al., Universal shift register implem
dx.doi.org/10.1016/j.asej.2016.01.0113.2.2. Eight bit parallel in parallel out register
In Eight bit parallel in parallel out register eight bit data is
given by D1, D2, D3, D4, D5, D6, D7 and D8 input lines in a
parallel way. The clock and clear enables are set as 1. The
given data is collected as output according to their order with
one clock cycle delay from Q1, Q2, Q3, Q4, Q5, Q6, Q7, and Q8.
The QCA layout, shown in Fig. 5 of eight bit parallel in par-
allel out occupies 0.76 lm2 areas and it uses 562 cells. The sim-
ulation result shows the result of each bit after 0.75 clock cycle
delay, shown in Fig. 13.
3.3. Four to one multiplexer
Four to One multiplexer, shown in Fig. 6(a) is designed using
three 2 to 1 Multiplexers. Two 2 to 1 multiplexers use S0 and S0entation using quantum dot cellular automata, Ain Shams Eng J (2016), http://
Figure 14 Simulated output of 4 to 1 multiplexer.
10 T. Purkayastha et al.as the select line and the output of these two multiplexer is
used as the input of the third 2 to 1 multiplexer. S1 is used
as the select line for this 2 to 1 multiplexer. According to the
combinations of two select lines S1, S0 any one of the
I0; I1; I2; I3 input lines is selected. For S1S0 ¼ 00 the selected
input line is I0, for S1S0 ¼ 01 input line is I1 and for ‘10’ and
‘11’ combination the selected input lines are I2 and I3 respec-
tively. These select line combinations with the corresponding
input lines are shown in Table 2 [16,19]. 91 cells are used to
design the QCA layout as shown in Fig. 6(b). Total areaPlease cite this article in press as: Purkayastha T et al., Universal shift register implem
dx.doi.org/10.1016/j.asej.2016.01.011occupied by the circuit is 0.10 lm2 with 1.25 clock cycles delay.
Fig. 14 shows the simulation result.
4. Implementation of proposed four-bit and eight-bit universal
shift register
In this section the design of proposed 4-bit and 8-bit Universal
Shift Registers is explained. The S1 and S0 inputs control the
different operations of the registers. List of different actionsentation using quantum dot cellular automata, Ain Shams Eng J (2016), http://
Figure 15 4 bit universal shift register: Simulated output with S1S0 = ‘11’ and ‘00’.
Universal shift register implementation 11with their corresponding combinations is shown in Table 3.
The proposed QCA based Shift Register takes serial data as
Inputs and performs both left and right shift operation upon
them. Due to this feature the proposed device is named as
Universal Shift Register. The Shifting operation is activated
one at a time i.e. either right shift or left shift can be performed
at a time. This is decided by the 4 to 1 Multiplexer circuits. For
each bit of the Shift Register there is a 4 to 1 Multiplexer. The
Select signals S0 and S1 decide the operations to be performed
as it is given in Table 3.
When S1S0 = ‘00’ the present value of the register is
applied to the D inputs of the flip flop. And via the feedback
path the output is again fed to the same flip flop. Therefore
with the signal transfer the previously stored value of flip flop
is propagated; hence, no change occurs. When S1S0 = ‘01’ the
multiplexer inputs have a path to the D inputs of the flip flops.Please cite this article in press as: Purkayastha T et al., Universal shift register implem
dx.doi.org/10.1016/j.asej.2016.01.011This causes right shift operations with the serial input trans-
ferred into flip flop A4. When S1S0 = ‘10’, a left shift opera-
tion occurs with the serial input going into flip flop A1.
Finally, when S1S0 = ‘11’ the binary information on the paral-
lel input lines is transferred into the register simultaneously
with both the clock and clear input as 1 [15,18]. Though
according to the need of shifting of bits universal shift register
can be extended, here, 4-bit and 8-bit universal shift registers
are proposed.
The schematic diagrams of 4-bit and 8-bit Universal Shift
Registers are shown in Fig. 7(a) and (b) respectively. The pro-
posed layout of 8 bit universal shift register uses the same
approach as the 4 bit universal shift register. To implement this
eight bit universal shift register eight 4 to 1 multiplexer as well
as 8 bit parallel in parallel out circuits is designed using QCA.
Multilayered crossover is used for crossing of wire in bothentation using quantum dot cellular automata, Ain Shams Eng J (2016), http://
Figure 16 4 bit universal shift register: Simulated output with S1S0 = ‘01’.
12 T. Purkayastha et al.4-bit and 8-bit universal shift registers. Two control lines are S0
and S1 like the 4 bit universal shift register. The mode of
operations is also same i.e. S1S0 = ‘11’ means parallel load,
S1S0 = ‘10’ means shift left, S1S0 = ‘01’ means shift right,
and S1S0 = ‘00’ means no operation.
4.1. QCA Layout of four-bit universal shift register
The QCA layout of 4 bit Universal Shift Register is shown in
Fig. 8. The design requires 1343 cells and occupies 1.67 lm2
area. From the layout it has been observed that minimumPlease cite this article in press as: Purkayastha T et al., Universal shift register implem
dx.doi.org/10.1016/j.asej.2016.01.01116 phase delay is needed to get the first output irrespective
of the S1S0 combination. In layout design four 4 to 1 multi-
plexers are used to select the mode of operation and the out-
put is shown from the four bit parallel in parallel out circuit.
The inputs are provided in the input lines of multiplexers
depending on the control bit combination. In right shift oper-
ation serial input is applied in the leftmost 4 to 1 multiplexer.
First, the output of multiplexer goes to the leftmost D flip-
flop of the 4 bit parallel in parallel out circuit. The result
of parallel in parallel out is got from Q4 and it is input to
both mux 4 and mux 3. Thus the serial data shifts right. In
left shift operation the serial input is applied in the rightmostentation using quantum dot cellular automata, Ain Shams Eng J (2016), http://
Figure 17 4 bit universal shift register: Simulated output with S1S0 = ‘10’.
Universal shift register implementation 134 to 1 multiplexer and the output is the input of right most D
flip-flop of 4 bit parallel in parallel out. Getting the output
from Q1, it is used as input to mux 1 and mux 2. The given
input shifts left in this way. In parallel load operation 4 bit
parallel data is loaded in four 4 to 1 multiplexers simultane-
ously. In each case the simulation result is same with the
expected outcome.Please cite this article in press as: Purkayastha T et al., Universal shift register implem
dx.doi.org/10.1016/j.asej.2016.01.0114.2. QCA Layout of eight-bit universal shift register
The total area occupied by the 8 bit universal shift register is
3.52 lm2. The cell count of the proposed layout is 2801 cells
and the design is given in Fig. 9. The approach is same as that
of the 4 bit universal shift register. The only differences are,
instead of four 4 to 1 multiplexers, eight 4 to 1 multiplexersentation using quantum dot cellular automata, Ain Shams Eng J (2016), http://
Figure 18 8 bit universal shift register: Simulated output with S1S0 = ‘11’ and ‘00’.
14 T. Purkayastha et al.are used for operation mode selection and the output is shown
using eight bit parallel in parallel out register. Minimum 16
phase delay is needed to get the first output without depending
on the S1S0 combination.
5. Results and discussions
5.1. QCA based D flip-flop with clear
Fig. 11 shows the simulation result of D Flip-flop with clear.
The proposed designs are verified by simulation done in
QCA Designer software package. The design rules of the
layout are given in Fig. 10.
5.2. Four bit and eight bit parallel in parallel out register
The QCA layout of 4 bit parallel-in parallel-out register
occupies 0.26 lm2 areas and it uses 236 cells. The simula-
tion data shows that result of each bit is obtained after
0.75 clock cycle delay. The QCA layout is shown inPlease cite this article in press as: Purkayastha T et al., Universal shift register implem
dx.doi.org/10.1016/j.asej.2016.01.011Fig. 12. The simulation result of 8 bit parallel-in parallel-
out is shown in Fig. 13.
5.3. Simulation result of 2-to-1 and 4-to-1 multiplexer
Simulation results of 4-to-1 multiplexer are shown in Fig. 14.
From the simulation result it is seen that the both the multi-
plexers require 1 clock-cycle delay.
5.4. Four bit universal shift register
The simulation result of 4-bit Universal Shift Register is shown
in Fig. 15. It is seen from the simulation result that when
S1S0 = ‘11’ the device performs parallel load operation with
a delay of 4 clock cycles. Again when S1S0 = ‘00’ the previ-
ously stored data is fed to the D flip flop through the feedback
path. The parallel load input is 9, 12, and 15, 13, 0. The simu-
lation output clearly shows that the output is same with theentation using quantum dot cellular automata, Ain Shams Eng J (2016), http://
Figure 19 8 bit universal shift register: Simulated output with S1S0 = ‘01’.
Universal shift register implementation 15input with clock cycle delay 4 when S1S0 = ‘11’. But with the
control line combination S1S0 = ‘00’ previously stored data is
fed to 4 bit parallel in parallel out through feedback line.
The simulation output of right shift operation when
S1S0 = ‘01’ is shown in Fig. 16. The serial input ‘1011’ is
applied to the input line 1 of the leftmost multiplexer and
then the simulated output is observed from Q4, Q3, Q2, Q1
respectively. In Q4 the delay is 4 clock cycles, in Q3 8 clock
cycles, in Q3 12 clock Cycles and in Q4 16 clock cycles. Like-
wise, the left shift operation occurs with the serial input
string ‘1011’ and with the select line combination
S1S0 = ‘10’. The input is applied to the serial input line
(S1) of right most multiplexer. The first simulated output is
collected from Q1 with 4 clock cycles delay and then from
Q2, Q3, Q4 with delay of 8, 12, 16 clock cycles respectively.
Fig. 17 shows the left shift operation of 4 bit universal shift
register.Please cite this article in press as: Purkayastha T et al., Universal shift register implem
dx.doi.org/10.1016/j.asej.2016.01.0115.5. Eight bit universal shift register
The simulation result of eight bit universal shift register is
shown in Fig. 18. When S1S0 = ‘11’ the device performs paral-
lel load operation with a delay of 4 clock cycles. When
S1S0 = ‘00’ the previously stored data are fed to the D flip flop
through the feedback path. The parallel load input is 141, 88,
28, 7, and 42 respectively. The simulation output clearly shows
that the output is same with the input with phase delay 16
when S1S0 = ‘11’. But with the control line combination
S1S0 = ‘00’ previously stored data are fed to 8 bit PIPO Regis-
ter through feedback line of D flip-flop.
Fig. 19 shows the simulation output of right shift operation
as the S1S0 = ‘01’. The serial input ‘11000101’ is applied to the
input line 1 of the leftmost multiplexer and then the simulated
output is observed from Q8, Q7, Q6, Q5, Q4, Q3, Q2, Q1 grad-
ually. In Q8 the delay is 16 phases, Q7 32 phases, Q6 48 phases,entation using quantum dot cellular automata, Ain Shams Eng J (2016), http://
Figure 20 8 bit universal shift register: Simulated output with S1S0 = ‘10’.
16 T. Purkayastha et al.Q5 64 phases, Q4 80 phases, Q3 96 phases, Q2 112 phases, Q1
128 phases. Likewise, the left shift operation occurs with the
serial input string ‘101101011’ and with the select line combi-
nation S1S0 = ‘10’. Fig. 20 shows the simulation result. The
input is applied to the serial input line (S1) of right most mul-
tiplexer. The first simulated output is collected from Q1 with 4
clock cycles delay and then from Q2, Q3, Q4, Q5, Q6, Q7, Q8
with delay of 8, 12, 16, 20, 24, 28, 32 clock cycles respectively.Please cite this article in press as: Purkayastha T et al., Universal shift register implem
dx.doi.org/10.1016/j.asej.2016.01.0115.6. Power dissipation calculation
Power Dissipation calculation is of very important considera-
tion for any Architectural device. Not much works have been
proposed which have calculated power dissipation of QCA
devices. So far QCA layouts can be designed only by QCA
Designer software package. This software package however
does not have any provision for calculation of powerentation using quantum dot cellular automata, Ain Shams Eng J (2016), http://
Figure 21 Power dissipation against hamming distance <inverter, Majority Voter> for (a) 4-bit universal shift register, (b) 8 -bit
universal shift register.
Table 4 Comparison of proposed D-flip-flop with previous
works.
Area
(lm2)
Complexity
(cell number)
Maximum
delay (clock
cycle)
QCA based D-flip-flop
proposed in [15]
0.04 42 1.25
QCA based D-flip-flop
proposed in this paper
0.03 48 0.75
Table 5 Comparison of proposed 4 to 1 multiplexer with
previous works.
Area
(lm2)
Complexity
(cell number)
Maximum delay
(clock cycle)
4 to 1 multiplexer
proposed in [15]
0.13 110 1.25
4 to 1 multiplexer
Proposed in [18]
1.24 215 1.75
4 to 1 multiplexer
proposed in [19]
NA 94 1.75
Proposed 4 to 1
multiplexer
0.10 101 1.25
Table 6 Comparison between 8 bit universal shift register
with previous work.
Area
(lm2)
Complexity
(cell number)
Maximum delay
(clock cycle)
Previous 8 bit
universal shift register
[15]
6.33 4035 8.75
Proposed 8 bit
universal shift register
3.52 2937 4
Universal shift register implementation 17dissipation. However Srivastava et al. in [21,22] have proposed
a model for calculation of power loss in QCA Inverters and
Majority Voters. Power dissipation analysis of QCA circuit
is also performed in [23] with the help of QCApro software.
According to [22] the power dissipation in each QCA cell is
the function of rate of change of the clock and the tunneling
energy. Power dissipation of QCA inverters and MajorityPlease cite this article in press as: Purkayastha T et al., Universal shift register implem
dx.doi.org/10.1016/j.asej.2016.01.011Voters is calculated based on the Hamming distance variation
of Inputs to the devices. Hamming distance between two bin-
ary numbers is the number of changes in bits. For example the
input ‘I’ of any QCA inverter can vary from ‘0’ to ‘0’, ‘0’ to ‘1’,
‘1’ to ‘0’ and ‘1’ to ‘1’; thus, the hamming distance can be either
0 or 1 based on the variation of the inputs. The power dissipa-
tion of QCA inverter for hamming distance 0 and 1 is 0.8 meV
and 28.4 meV for c ¼ 0:25Ek, where c is tunneling energy [22].
Similarly the hamming distance variation for QCA Majority
Voter is 0, 1, 2 and 3 and the respective power dissipation
for c ¼ 0:25Ek is 0.8 meV, 2.3 meV, 25.3 meV and 41.0 meV.
All these calculations are made at temperature 2.0 K. Based
on this we have been calculated the power dissipation of the
proposed 4 bit and 8 bit Universal Shift Register which is
shown in Fig. 21(a) and (b) respectively. From this graph we
find that maximum power dissipation of 4 and 8 bit universal
shift register at hamming distance 1 and 3 (<1, 3>) for inver-
ter and MV respectively.
6. Comparative study
In this section a comparative analysis of the proposed design
with respect to the previously proposed designs is performed.entation using quantum dot cellular automata, Ain Shams Eng J (2016), http://
Figure 22 Comparative study of cell count of 4 to 1 multiplexer.
Figure 23 Comparative study of area (lm2) of 4 to 1
multiplexer.
Figure 24 Comparative study of clock delay of 4 to 1
multiplexer.
Figure 25 Comparison of area of 8 bit universal shift register.
Figure 26 Comparison of complexity of 8 bit universal shift
register.
18 T. Purkayastha et al.Table 4 presents a comparative study of QCA based D-Flip-
Flop proposed in this paper with that proposed in [17,20].
Comparison of Area, Complexity and Delay of the pro-
posed 4 to 1 Multiplexer with that proposed in [16,20,24,25]
is performed in Table 5.Please cite this article in press as: Purkayastha T et al., Universal shift register implem
dx.doi.org/10.1016/j.asej.2016.01.011Finally in Table 6 we have provided a comparative analysis
of the 8 Bit Universal Shift register design.entation using quantum dot cellular automata, Ain Shams Eng J (2016), http://
Figure 27 Comparison of delay of 8 bit universal shift register.
Universal shift register implementation 19The comparative study performed in Tables 4 and 6 is
graphically represented from Figs. 22–27 respectively. From
the comparison it is seen that drastic reduction of cell count
and clock cycle delay is achieved by the proposed design of 8
bit Universal Shift Register.7. Conclusion
In this paper a modified and efficient design of 4 to 1 multi-
plexer and D-Flip-flop is proposed using QCA. The 4 to 1 mul-
tiplexer and D-Flip-flop have been used as the basic module to
design Universal Shift Register both Four bit and Eight bit. In
the modified layout of 4 to 1 multiplexer 30% cell count reduc-
tion and 17% clock delay reduction are achieved from the pre-
vious works. As a result the proposed 8 bit universal shift
register layout has 31% reduction in cell count, 45% reduction
in area and 55% reduction in clock cycle delay in comparison
with previous design. The Eight-bit Universal Shift Register
may find its application in processors with high speed of oper-
ation. Further, this work may be extended to design n-bit
Universal Shift Register using QCA.Acknowledgments
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